Abstract
Introduction
DDS is a new frequency synthesis technology of using digital technology. It is by controlling the frequency, phase incremental step generate signals of different frequencies. It has a high frequency resolution, fast frequency switching can be achieved, and keep the continuum of phase when switching so as to realize the NC adjustment of frequency, phase and amplitude easily. Thus, in the frequency source of modern electronic systems and equipment, especially in communications, DDS has been widely applied. Currently we can use a dedicated chip or programmable logic chip to realize DDS. The function of specific DDS chip is more, but the control method is fixed, so it can not meet a variety of needs in reality. We can realize FM, phase modulation and amplitude modulation function easily by using of programmable logic chip, with good usability and flexibility. But the programming is more complex, and therefore not a good application. In this paper, model by Matlab/DSP Builder, and then very easy to implement the design of DDS signal generator in the FPGA, it avoid the complexity of programming and design DDS signal generator become very simple and quick.
Structure and principle of DDS
DDS use digital control methods to produce different output frequency from reference frequency source. Figure 1 is a block diagram of the actual DDS. It composed of the clock fc, N-bit (usually 24 ~ 32) phase increment register (frequency control register) ΔP, PA (Phase Accumulator), sine wave form LUT (Look Up Table) , DAC and LPF (Low Pass Filter). 
The hardware design of signal source system
The system uses ALTERA's Cyclone II family FPGA chip EP2C5Q208C8N to implement DDS model, combination of high-performance DAC DAC908 and high-speed op amp THS4001 to complete the final output waveform. DAC908 output with 165MSPS update rate; no signal false dynamic range (SFDR): 68db when output 5MHz with 100MSPS rate; low glitch (GLITCH): 3pv/s. THS4001 features ultra high-speed: 270Mhz Bandwidth (G = 1,-3dB); 400V/usec slew rate, 40ns settling time; high output drive: Io = 100mA; excellent frequency parameter: 60MHz Bandwidth (0.1dB, G = 1), 0.04% gain error, 0.15 ° phase error; reliable complex model. Figure 2 shows system circuit. Bit14  14  PD  15  /INT_EXT  16  REF  17  FSA  18  BW  19  AGND  20  Iout2  21  Iout1  22  BYP  23  +VA  24  NC  25  DGND  26  +VD  27  CLK  28   U4   DAC908   3 DAC908 and THS4001 constitute DA conversion circuit, one of the THS4001 and R21, R22, R23, R24 composed of differential amplifier circuit, bipolar is converted to unipolar, the current output is converted to voltage output. DAC908 chip maximum output current is 20mA, so the digital-analog converter circuit output voltage amplitude is:
Another THS4001 and R25, R26, R27, RW2 composed of a basic inverting amplifier. It used to increase the amplitude of the output waveform, adjust potentiometer RW2 to change the magnification, R27 can enhance the stability of the output voltage. Output voltage amplitude:
4. The software design of signal source system
The system uses interface tool DSP Builder between QuartusII and Matlab/Simulink to design the DDS system, DSP Builder has a friendly development environment, easy to use. Designers need simply understanding VHDL only, you can directly call the well-established Matlab and Simulink design flow, through the Simulink graphical interface for modeling, system-level simulation, and calling the QuartusII for synthesizing, generating netlist and adaptation, completing the FPGA configuration download process finally. The design idea is flexibility, graphical interface is simple and intuitive, and development period is short.
Sine wave module
We use a 32-bit phase accumulator according to the working principle of DDS, its output is 0 ~ 2 32 -1. It used as the address of sine look-up table. Sine table stored within 2 32 points data of a cycle sine wave. Output sine wave frequency shown in Formula 1. Its size depends on the M. When the M value increases, fo value is also increasing, but taking into account the Nyquist sampling theorem, the maximum output frequency should be less than fc/2. Finally, we use Delay module, Adder module, Conversion Module, and basic I/O module in MATLAB Simulink toolbox to establish sine wave model, shown in Figure 4 . Figure 5 shows the actual test waveform. 
Square wave module
The sine wave generated by the sine wave module through the zero-crossing comparator, will get the square wave amplitude of 1. Then it multiplied by constant, and we can get a specific amplitude square wave. The quality of square wave by this method depends on characteristics of the comparator. Because the characteristics of the comparator are fixed in this software, so the frequencies of square wave which using this method can not reach 10MHz. The highest frequency is 5MHz by measuring, the square wave module shown in Figure 5 , the actual test waveform shown in Figure 6 . 
Triangle wave module
Incremental line and descending line will be added together respectively in triangular wave module. It select incremental linear in square wave of high and select descending linear in square wave of low by using Multiplexer, the triangle wave module schematic shown in Figure  7 , the actual test waveform shown in Figure 8 . 
XSK (PSK\ASK\FSK) module
The additional features of source system is to generate PSK, ASK and FSK of sine. PSK is to use multi-selector to change the starting address of lookup table, or to change the phase of sine wave values, the design uses two rather special phase: 0 degree phase and 180 degree phase, the value of phase_0 and phase_pi is 0 and 2 31 .
Figure 9. XSK model diagram
ASK also use multi-selector, the value of the sine wave and the constant value (two different amplitude) output by selector will be multiplied, then we can get 12-bit ASK waveform data. Finally we can get 8-bit ASK waveform data conversion by Conversion2.
FSK is still using the multi-selector, it is to achieve FSK by changing M of the sine wave module. This system uses two specific M values (100KHZ and 200KHZ), which make the experimental results is very clear.
The PSK, ASK, FSK three modules together, the whole XSK module shown in Figure 9 , the actual test waveform shown in Figure 10 
The overall block diagram
We use Signal Compiler to generate VHDL language and methods to improve after simulation of all modules of the signal source system are completed. Then use the Quartus II software to assign pins, compile the program, and finally download to the chip. The Figure 11 shows general block. 
Conclusion
The design avoids writing complex procedures, and makes full use of the Matlab/DSP Builder graphical interface for modeling, system simulation. It greatly simplifies the process of DDS implementation with FPGA. Using FPGA to achieve DDS is more flexible than using specific DDS chips. We can generate arbitrary modulation waveforms by changing the ROM data of FPGA and
